



Quasi-cyclic LDPC codes using overlapping matrices and their layered decoders



Beomkyu Shin^a, Hosung Park^{b,*}, Seokbeom Hong^a, Jong-Seon No^c, Sang-Hyo Kim^d

^a Samsung Electronics, Co., Ltd., Hwaseong, Gyeonggi-do 445-701, Republic of Korea

^b California Institute for Telecommunications and Information Technology, University of California, San Diego, La Jolla, CA 92093, USA

^c Department of Electrical and Computer Engineering, INMC, Seoul National University, Seoul 151-744, Republic of Korea

^d School of Information and Communication Engineering, Sungkyunkwan University, Gyeonggi-do 440-746, Republic of Korea

ARTICLE INFO

Article history:

Received 23 October 2012

Accepted 29 October 2013

Keywords:

Decoder structure

Layered decoding

Multi-weight circulant matrices

Overlapping matrix

Quasi-cyclic (QC) low-density parity-check

(LDPC) codes

ABSTRACT

Quasi-cyclic (QC) low-density parity-check (LDPC) codes have the parity-check matrices consisting of circulant matrices. Since QC LDPC codes whose parity-check matrices consist of only circulant permutation matrices are difficult to support layered decoding and, at the same time, have a good degree distribution with respect to error correcting performance, adopting multi-weight circulant matrices to parity-check matrices is useful but it has not been much researched. In this paper, we propose a new code structure for QC LDPC codes with multi-weight circulant matrices by introducing overlapping matrices. This structure enables a system to operate on dual mode in an efficient manner, that is, a standard QC LDPC code is used when the channel is relatively good and an enhanced QC LDPC code adopting an overlapping matrix is used otherwise. We also propose a new dual mode parallel decoder which supports the layered decoding both for the standard QC LDPC codes and the enhanced QC LDPC codes. Simulation results show that QC LDPC codes with the proposed structure have considerably improved error correcting performance and decoding throughput.

© 2013 Elsevier GmbH. All rights reserved.

1. Introduction

After the big success of the turbo codes [1] in 1993, error correcting codes which have capacity-approaching performance and the corresponding low-complexity decoding algorithm have been much researched. As a result, low-density parity-check (LDPC) codes were rediscovered by MacKay and Neal [2]. It is known that LDPC codes show good performance for a sufficiently large code length even though their parity-check matrices are randomly constructed to have a few 1's and mostly 0's.

Although they have the capacity-approaching performance, randomly constructed LDPC codes are not well suited for efficient hardware implementation. Thus, quasi-cyclic (QC) LDPC codes were introduced in [3] as one of structured codes based on circulant permutation matrices. QC LDPC codes [4,5] are encoded with shift registers in linear time and they require a small amount of memories for parity-check matrix descriptions, compared with randomly constructed LDPC codes. Moreover, using the parallel structure of the QC LDPC code, their decoder can increase the throughput by the size of a circulant permutation matrix.

QC LDPC codes are desired to support both parallel decoding and layered decoding which enhance the throughput of the decoder like IEEE802.16e standards [6]. When the parity-check matrices of QC LDPC codes consist of only circulant permutation matrices, adopting the layered decoding puts a limitation on the construction of the parity-check matrices, especially in determining the maximum variable node degree (d_v^{\max}) of the LDPC codes. More specifically, for good error correcting performance, d_v^{\max} is desired to be large enough according to [7] so that we need to increase the number of row blocks in the parity-check matrices, which causes the reduction of the size of each circulant permutation matrix. The reduced size of the circulant permutation matrices restricts the freedom of designing the parity-check matrix and decreases the efficiency of decoder obtained from the parallel decoding. However, if the parity-check matrices are designed with multi-weight circulant matrices, d_v^{\max} can have a large value while supporting the efficient parallel decoding and the layered decoding.

In this paper, we propose a new code structure for QC LDPC codes with multi-weight circulant matrices by introducing the overlapping matrices. This structure enables a system to operate on dual mode in an efficient manner, that is, a standard QC LDPC code is used when the channel is relatively good and an enhanced QC LDPC code adopting an overlapping matrix is used otherwise. We also propose a new dual mode parallel decoder which supports the layered

* Corresponding author. Tel.: +1 858 534 1320.

E-mail address: hpark1@ucsd.edu (H. Park).

6	38	3	93			30		86		38	11	46	48	0					
62	19	84			78	15			45	23	32	30		0	0				
71		55		66	45	79	78			22	55	70			0	0			
	61			9	73	64	39	61	43			32	0						
				32	52	55	95	22	51	24	44							0	0
	63	88	20			6	56	16	71	53			26	48					0

				80		6		90	20										
38		66		47			41										27		
		31																	
				92				92											
	94						70		37	4									
									10									82	
			12																

(a) The base matrix of a foundation matrix. (b) The base matrix of an overlapping matrix.

Fig. 2. The proposed code structure for a QC LDPC code with R=3/4.

weight of those circulant matrices. Then, the parity-check matrix can be decomposed into $w_{\max} m \times n$ component matrices each of which consists of $z \times z$ circulant permutation matrices and $z \times z$ zero matrices such that the modulo-2 sum of the $w_{\max} m \times n$ matrices is equal to the parity-check matrix. Note that this kind of representation is not unique. Let one of the component matrices, called the *foundation matrix*, have circulant permutation matrices as many as possible and the other $w_{\max} - 1$ component matrices are called *overlapping matrices*. Some examples of the base matrices of the foundation matrix and the overlapping matrix for QC LDPC codes are given in Figs. 1 and 2. Note that design criteria of good QC LDPC codes with multi-weight circulant matrices are not dealt with in this paper, which is another good research topic.

The proposed QC LDPC code structure, that is, dividing a parity-check matrix with multi-weight circulant matrices into a foundation matrix and overlapping matrices is adequate for dual-mode communication systems. Assume that a parity-check matrix with multi-weight circulant matrices is designed such that the foundation matrix is first constructed to have good error-correcting performance and then the overlapping matrices are constructed for the whole parity-check matrix to have good error-correcting performance. Then, the QC LDPC code whose parity-check matrix is the foundation matrix can be used on standard mode and the QC LDPC code whose parity-check matrix is the modulo-2 sum of the foundation matrix and the overlapping matrices can be used on enhanced mode in the wireless communication systems. We will call the former the *standard QC LDPC code* and the latter the *enhanced QC LDPC code* in the dual-mode communication systems.

3. New decoder structure for the proposed QC LDPC codes

3.1. Conventional parallel decoders

Conventional decoders supporting z -parallelism of QC LDPC codes whose parity-check matrices consist of only circulant permutation matrices and zero matrices in Fig. 3(a) operate on the base matrices of the codes, where z is the block size. They are composed of z copies of the constituent decoders having the identical structure and process the LLR message vectors of size z .


The operations in the conventional check node processing are given in Fig. 4(a). A check node is placed at the center and four neighbor variable nodes are connected to the check node. The left part of Fig. 4(a) shows the state of the LLR and the edge memories before check node operations. Note that the stored data in the LLR memories of the corresponding variable node blocks are not the individual message vectors but the sum-ups of all the message vectors from the neighboring check node blocks. The message vector from one of the neighboring variable node blocks can be calculated by subtracting message vector stored in the edge memory from the sum-up stored in the LLR memory of the corresponding variable node block. After the check node processing is performed with the message vectors from the neighboring variable node blocks, the resulting check node message vectors are stored in the edge memories. These message vectors are also added to the previous message vectors from the corresponding variable node blocks and

updated on the LLR memories that belong to those variable node blocks. These operations are conducted over all the check nodes in a block by block manner.


Example 2 (Conventional check node processing). To obtain the check node message vector 'A' for the top left variable node in Fig. 4(a), the check node operation is conducted on the message vectors 'f', 'g', and 'h' from all the other variable nodes. Each of these message vectors is obtained respectively by subtracting the outgoing message vectors 'b', 'c', and 'd' at the previous iteration from the sum-ups 'b+f', 'c+g', and 'd+h' stored in the LLR memories. Remaining check node message vectors 'B', 'C', and 'D' can also be obtained according to the same manner described above.

3.2. New parallel decoder structure

The above conventional decoder supporting z -parallelism of the QC LDPC codes can cause a problem for the QC LDPC codes with multi-weight circulant matrices adopting the proposed code structure when check node group updates along the multiple edges




(a) The conventional decoder.




(b) The proposed decoder with sequential check node group update.

Fig. 3. Decoders supporting z -parallelism of QC LDPC codes.



(a) Conventional decoder.



(b) Memory conflict with overlapping matrix by sequential check node group update.

Fig. 4. Message update process.

introduced by overlapping matrices are sequentially conducted. In Fig. 4(b), there are multiple edges between the check node block and the top right variable node block. Each of the multiple edges has the message vector either 'b₁' or 'b₂' in the edge memory stored in the previous iteration, respectively. As the conventional decoder overwrites the lately updated message vector 'b₁ + B₂ + f' on the LLR memory, previously updated message vector 'B₁ + b₂ + f' is lost.

To solve the above memory conflict in the sequential check node group update process, a small number of additional memory spaces in the check node blocks are required for updating the LLR message vectors over the multiple edges. The LLR memory of the variable node block over the multiple edges should include all the changes in the updated message vectors to avoid memory conflicts. To do so, the check node processor requires temporary memories to keep the accumulation of the previously updated messages. The block diagram of the proposed decoder is given in Fig. 3(b). Note that just two memories "D" in Fig. 3(b) are required, no matter how many multiple edges are between each check node block and its neighboring variable node blocks. When the multiple edges are detected, that is, for an enhanced QC LDPC code, the overlapping flag is activated after the previous message vector is updated. And the proposed decoder acts as a conventional decoder for a standard QC LDPC code if the overlapping flag is inactive. For this reason, the proposed decoder not only supports dual mode, but also is compatible with the conventional QC LDPC codes whose parity-check matrices consist of only circulant permutation matrices and zero matrices.

4. Simulation results

4.1. Code performance

To show the performance improvement of the QC LDPC codes with the proposed code structure, three QC LDPC codes are compared. The half-rate QC LDPC code with $n=2304$ in IEEE802.16e




Fig. 5. Performance comparison of the QC LDPC codes with $n=2304$ and $R=1/2$.

standards [6] is used as the first QC LDPC code. The second and the third QC LDPC codes have the parity-check matrix of the half-rate QC LDPC code with $n=2304$ as their foundation matrix in common. The second QC LDPC code has one overlapping matrix $H_b^{0,2}$ and the third QC LDPC code has two overlapping matrices $H_b^{0,3,1}$ and $H_b^{0,3,2}$ as below.

$$\begin{aligned}
 H_b^{0,2} : & \{(1, 7; 13), (2, 7; 43), (5, 7; 95), (8, 7; 61), \\
 & (9, 7; 79), (11, 7; 64), (0, 9; 25), (3, 9; 64), \\
 & (4, 9; 82), (6, 9; 56), (7, 9; 91), (10, 9; 0), \\
 & (1, 11; 49), (2, 11; 35), (5, 11; 16), (8, 11; 81), \\
 & (9, 11; 2), (11, 11; 50)\} \\
 H_b^{0,3,1} : & \{(0, 9; 11), (1, 11; 25), (2, 11; 33), (3, 9; 45), \\
 & (4, 9; 60), (5, 11; 81), (6, 9; 30), (7, 9; 61), \\
 & (8, 11; 55), (9, 11; 78), (10, 9; 59), (11, 11; 34)\} \\
 H_b^{0,3,2} : & \{(2, 11; 61), (6, 9; 67), (7, 9; 3), \\
 & (9, 11; 14), (10, 9; 94), (11, 11; 70)\}.
 \end{aligned}$$

From the base matrices $H_b^{0,2}$, $H_b^{0,3,1}$, and $H_b^{0,3,2}$, we can see that the second QC LDPC code has $d_v^{\max} = 12$ and the third QC LDPC code has $d_v^{\max} = 15$.

As shown in Fig. 5, the bigger the maximum variable node degree is, the better the performance is. This result implies the natural fact that better performance can be achieved by increasing computational complexity, however, we want to point out that the overlapping matrices give rise to improvement of error correcting performance without change of the original code under the same foundation matrix and that this performance improvement can be obtained without throughput loss for the layered decoder.

4.2. Decoding throughput

Two QC LDPC codes with the proposed code structure designed to show improvement on the throughput of layered decoders are given in Figs. 1 and 2. The QC LDPC codes have the same degree distribution and number of edges with $R=1/2$ and $R=2/3$ QC LDPC codes in IEEE802.16e standards, respectively. The QC LDPC codes with $R=1/2$ and $R=2/3$ in IEEE802.16e standards have 2 row blocks in each decoding layer. On the other hand, four row blocks of the $R=1/2$ codes in Fig. 1 and two row blocks of the $R=3/4$ codes in Fig. 2 constructed by following the proposed code structure can be processed simultaneously in the layered decoder, respectively. More precisely, each of the (0, 2, 8, 10), (3, 5, 7, 9), and (1, 4, 6, 11) row blocks of the matrices in Fig. 1 can be processed

simultaneously and each of the (0, 4), (1, 3), and (2, 5) row blocks of the matrices in Fig. 2 can be also processed simultaneously in the layered decoder. As a result, the decoding throughputs are improved by 1.5 and 2 times compared to the $R=1/2$ and $R=3/4$ QC LDPC codes in IEEE802.16e standards, respectively. Note that the FER performance of the proposed codes is almost identical to that of the codes in the IEEE802.16e standards and all these performances are obtained by using the same number of edges as the IEEE802.16e standards.

5. Conclusions

In this paper, we propose a new code structure for QC LDPC codes with multi-weight circulant matrices by introducing the foundation matrix and the overlapping matrices. The proposed code structure enables a system to efficiently operate on dual mode by providing both the standard QC LDPC code and the enhanced QC LDPC code. Moreover, a new parallel decoder structure is proposed for the QC LDPC codes with the proposed code structure and it is fully compatible with the conventional QC LDPC codes. The QC LDPC codes with the proposed code structure achieve good error correcting performance by properly adjusting the degree distribution while supporting the layered decoding. The QC LDPC codes with the proposed code structure also improve the throughput of the layered decoding by placing more row blocks in each decoding layer.

Acknowledgement

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIP) (No. NRF-2009-0081441).

References

- [1] Berrou C, Glavieux A, Thitimajshima P. Near Shannon limit error-correcting coding and decoding: turbo codes. In: Proceedings of IEEE Int Conf Commun. 1993. p. 1064–70.
- [2] Mackay D, Neal RM. Near Shannon limit performance of low density parity check codes. *Electron Lett* 1996;32(18):1645–6.
- [3] Fossorier MPC. Quasi-cyclic low-density parity-check codes from circulant permutation matrices. *IEEE Trans Inf Theory* 2004;50(8):1788–93.
- [4] Esmaili M, Gholami M. Structured quasi-cyclic LDPC codes with girth 18 and column-weight $J \geq 3$. *Int J Electron Commun (AEU)* 2010;64(3):202–17.
- [5] Esmaili M, Tadayon MH, Gulliver TA. Low-complexity girth-8 high-rate moderate length QC LDPC codes. *Int J Electron Commun (AEU)* 2010;64(4):360–5.
- [6] IEEE Std. 802.16. IEEE Standard for local and metropolitan area network part 16: Air interface for fixed and mobile broadband access systems. 2004.
- [7] Richardson TJ, Shokrollahi MA, Urbanke RL. Design of capacity-approaching irregular low-density parity-check codes. *IEEE Trans Inf Theory* 2001;47(2):619–37.
- [8] Cho KH, No JS, Shin BK, Park WM. Method of encoding and decoding data using LDPC code. PCT patent publication, WO 2008/111824 A2, 2008.
- [9] Shin B, Park H, Kim SH, No JS. Quasi-cyclic LDPC codes using superposition matrices and their layered decoders for Wibro systems. *J Korea Inf Commun Soc (J-KICS)* 2010;35(2):325–33.
- [10] Segard A, Verdier F, Declercq D, Urard P. A DVB-S2 compliant LDPC decoder integrating the horizontal shuffle scheduling. In: Proceedings of IEEE Int Symp Intelligent Sig Process Commun Syst. 2006. p. 1013–6.
- [11] Ying Y, Bao D, Yu Z, Zeng X, Chen Y. A cost-efficient LDPC decoder for DVB-S2 with the solution to address conflict issue. *IEICE Trans Fundam Electron Commun Comput Science* 2010;E93-A(8):1415–24.
- [12] Zhou C, Ge Y, Chen X, Chen Y, Zeng X. An area-efficient LDPC decoder for multi-standard with conflict resolution. In: Proceedings of IEEE Int Conf Appl-Specific Syst Arch Process. 2011. p. 105–12.
- [13] Sun Y, Cavallaro JR. VLSI architecture for layered decoding of QC-LDPC codes with high circulant weight. *IEEE Trans Very Large Scale Integrat Syst* 2013;21(10):1960–4.
- [14] Li J, Narayanan KR, Kurtas E, Georgiades CN. On the performance of high-rate TPC/SPC codes and LDPC codes over partial response channels. *IEEE Trans Commun* 2002;50(5):723–34.
- [15] Kim S, Jang MH, No JS, Hong SN, Shin DJ. Sequential message-passing decoding of LDPC codes by partitioning check nodes. *IEEE Trans Commun* 2008;56(7):1025–31.